

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 04/30/2001 09/845,896 Steven Towle 884.409US1 4065 7590 08/06/2003 Schwegman, Lundberg, Woessner & Kluth, P.A. **EXAMINER** P.O. Box 2938 PAREKH, NITIN Minneapolis, MN 55402 ART UNIT PAPER NUMBER 2811

DATE MAILED: 08/06/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

		A.K
	Application No.	Applicant(s)
Offic Action Summary	09/845,896	TOWLE ET AL.
	Examiner	Art Unit
	Nitin Parekh	2811
The MAILING DATE of this communication appeared for Reply	opears on the cover sheet wit	h the correspondenc address
A SHORTENED STATUTORY PERIOD FOR REPI THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a report of the period for reply is specified above, the maximum statutory period. - Failure to reply within the set or extended period for reply will, by status. - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	.136(a). In no event, however, may a re ply within the statutory minimum of thirty d will apply and will expire SIX (6) MONT te, cause the application to become ABA	ply be timely filed (30) days will be considered timely. HS from the mailing date of this communication. NDONED (35 U.S.C. § 133).
1) Responsive to communication(s) filed on 16	May 2003 .	
2a) ☐ This action is FINAL . 2b) ☑ T	his action is non-final.	
3) Since this application is in condition for allow		
closed in accordance with the practice unde Disposition of Claims	r Ex parte Quayle, 1935 C.D	. 11, 453 O.G. 213.
4) Claim(s) 1-18 and 24-35 is/are pending in the	e application.	
4a) Of the above claim(s) is/are withdrawn from consideration.		
5) Claim(s) is/are allowed.		-
6)⊠ Claim(s) <u>1-18 and 24-35</u> is/are rejected.		
7) Claim(s) is/are objected to.		
8) Claim(s) are subject to restriction and/ Application Papers	or election requirement.	
9) The specification is objected to by the Examin	er.	
10)⊠ The drawing(s) filed on <u>30 April 2001</u> is/are: a		to by the Examiner.
Applicant may not request that any objection to the	he drawing(s) be held in abeyaı	nce. See 37 CFR 1.85(a).
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.		
If approved, corrected drawings are required in reply to this Office action.		
12) The oath or declaration is objected to by the E	xaminer.	
Priority under 35 U.S.C. §§ 119 and 120		
13) Acknowledgment is made of a claim for foreig	gn priority under 35 U.S.C. §	119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:		
1. Certified copies of the priority documen	nts have been received.	
2. Certified copies of the priority documen	nts have been received in Ap	plication No
 3. Copies of the certified copies of the price application from the International B * See the attached detailed Office action for a lis 	ureau (PCT Rule 17.2(a)).	
14) ☐ Acknowledgment is made of a claim for domes	tic priority under 35 U.S.C. §	119(e) (to a provisional application).
a) ☐ The translation of the foreign language pr 15)☐ Acknowledgment is made of a claim for domes		
Attachment(s)		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of In	ummary (PTO-413) Paper No(s) formal Patent Application (PTO-152)
I.S. Patent and Trademark Office		

Application/Control Number: 09/845,896 Page 2

Art Unit: 2811

DETAILED ACTION

Drawings

- 1. The drawings are objected to under 37 CFR 1.83(a) because they fail to show the layer of dielectric material 32 in Fig. 1 as described in the specification (page 7, lines 5 and 11 and Fig. 4). Any structural detail that is essential for a proper understanding of the disclosed invention should be shown in the drawing. MPEP § 608.02(d). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
- 2. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference characters "20" have both been used to designate de-coupling capacitor (Fig. 1) and conductive cladding (Fig. 3). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

4. Claims 1, 2, 6-10, 18, 24 and 27 are rejected under 35 U.S.C. 102(a) as being anticipated by Brooks et al. (US Pat. 6084297).

Regarding claim 1, Brooks et al. disclose a microelectronic device package/electrical system (10 in Fig. 2) comprising:

- a die (14 in Fig. 1 and 2) fixed within a package core (40/8 in Fig. 2), the package core being made of an adhesively coated frame/board-shaped dielectric material/insulating film having first insulating solder mask surface (8 in Fig. 2; Col. 6, line 1-34),
- the package core having a metallic layer/cladding of copper (50 in Fig. 2) at the top surface providing a ground/reference plane and improved rigidity and thermal dissipation (Col. 6, lines 35-45)
- a metalllization layer built upon the die and the package core (22/36 respectively in Fig. 2), the metalllization layer including a first metallization portion having a single metallization layer located over the die (36 in Fig. 2) and a second metallization portion (22 in Fig. 2) located over the package core, and
- a grid array interposer unit/laminated substrate (16 in Fig. 2) laminated to the metallization layer, the interposer having an array of electrical contacts/solder balls
 (26 in Fig. 2) on a second surface, and

a carrier substrate/board (30 in Fig. 2) having a second array of electrical contacts/circuitry (28 in Fig. 2), the respective contacts of the interposer and the carrier substrate/board being conductively coupled through the solder balls
 (Fig. 1 and 2; Col. 5, line 15- Col. 7, line 25).

Regarding claim 2, Brooks et al. disclose substantially the entire claimed structure as applied to claim 1 above, wherein Brooks et al. disclose the metallization layer including the first metallization portion located over the die (36 in Fig. 2) and the second metallization portion (22 in Fig. 2) located over the package.

Regarding claim 6, Brooks et al. disclose substantially the entire claimed structure as applied to claim 1 above, and further disclose the die being fixed within the package core using an encapsulation material (54 in Fig. 2- Col. 7, line 20).

Regarding claim 7, Brooks et al. disclose substantially the entire claimed structure as applied to claim 1 above, wherein Brooks et al. disclose the package core having the metallic layer/cladding of copper (50 in Fig. 2) at the top surface (Col. 6, lines 35-45).

Regarding claims 8-10, Brooks et al. disclose substantially the entire claimed structure as applied to claims 1 and 7 above, and Brooks et al. further disclose the metallic layer/cladding being coupled to ground, reference or power during operation of the

Art Unit: 2811

device to provide the respective ground, reference or power plane/source for the wiring/transmission structure (Col. 6, lines 24-30; Col. 6, lines 45-48; Col. 7, lines 1-5) within the metallization layer through conductive vias, traces and conductive sites/pads (52/34, 32 and 44/24 respectively in Fig. 1 and 2) including the ground pad, the ground, reference or power connections being selected based on the application requirements (Col. 7, line 4).

Regarding claim 18, Brooks et al. disclose substantially the entire claimed structure as applied to the claim 1 above, wherein the metailization between the die and the grid array interposer being a single metailization layer (36 in Fig. 2).

Regarding claim 24, Brooks et al. disclose substantially the entire claimed structure as applied to the claim 1 above, wherein the electrical system comprises the die/core assembly having the substrate/circuit board (14/40 and 30 respectively in Fig. 1 and 2).

Regarding claim 27, Brooks et al. disclose substantially the entire claimed structure as applied to the claim 24 above, wherein the first array of electrical contacts include the plurality of solder balls (26 in Fig. 2).

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) in view of Kelly et al. (US Pat. 5798567).

Regarding claim 3, Brooks et al. teach substantially the entire claimed structure as applied to the claim 1 above, except connecting at least one decoupling capacitor to the second surface of the grid array interposer unit to provide decoupling for the circuitry within the die.

Kelly et al. teach using decoupling capacitors (67 in Fig. 5) connected to the second surface of the grid array interposer/substrate to improve the electromagnetic interference (EMI) suppression and the electrical performance of the integrated circuit package (Col. 4, line 25-40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate at least one decoupling capacitor being connected to the second surface of the grid array interposer unit as taught by Kelly et al so that the

EMI can be reduced and the desired decoupling for the circuitry can be achieved in Brooks et al's device.

7. Claims 4, 32 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) in view of Sylvester (US Pat. 6014317).

Regarding claims 4 and 32, Brooks et al. teach substantially the entire claimed structure as applied to the claim 1 above, except the interposer having a thickness between the first and second surfaces being no greater than 0.5 mm.

Sylvester teaches using a grid array interposer unit/multilayered substrate (MLS 12 in Fig. 2) having the substrate thickness between the first and second surface such as about 2 mils, 3.9 mils, etc. (Col. 3, lines 10-15; Col. 24, line 5) to provide the desired stress reduction and surface irregularities (Col. 3, line 12), the thickness being no greater than 0.5 mm.

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate except the interposer having a thickness between the first and second surfaces being no greater than 0.5 mm as taught by Sylvester so that the surface irregularities and the compressive stress can be reduced in Brooks et al's device.

Art Unit: 2811

Regarding claim 35, Brooks et al. and Sylvester teach substantially the entire claimed structure as applied to claim 32 above, and Brooks et al. further teach the metallic layer/cladding being coupled to ground, reference or power during operation of the device to provide the respective ground, reference or power plane/source for the wiring/transmission structure (Col. 6, lines 24-30; Col. 6, lines 45-48; Col. 7, lines 1-5) within the metallization layer through conductive vias, traces and conductive sites/pads including the ground pad (52/34, 32 and 44/24 respectively in Fig. 1 and 2), the ground, reference or power connections being selected based on the application requirements (Col. 7, line 4).

8. Claims 11-17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) in view of Harada et al. (US Pat. 5523622).

Regarding claims 11 and 12, Brooks et al. teach substantially the entire claimed structure as applied to claim 1 above, and further disclose an embodiment having the die being flip-chip bonded (Fig. 5; Col. 8, lines 3-30), but fail to teach the die including a plurality of power bars and ground bars distributed on the surface where each of the power and ground bars being conductively coupled to respective multiple power and ground pads of the die, power bars and ground bars being interleaved within a central region the surface of the die.

Harada et al. teach using a metaliization pattern on a die where a plurality of power bars and ground bars are distributed on the surface and interleaved within a central region of the die where each of the power and ground bars (not numerically referenced in Fig. 1- see power and ground bar pattern in the central region) being conductively coupled to respective multiple power and ground pads (218d and 218e in Fig. 1 and 5) of the die (Col. 5, line 57- Col. 6, line 40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a plurality of power bars and ground bars distributed on the surface where each of the power and ground bars being conductively coupled to respective multiple power and ground pads of the die as taught by Harada et al so that the ground potential can be stabilized and the transmission characteristics can be improved in Brooks et al's device.

Regarding claim 13, Brooks et al. disclose substantially the entire claimed structure as applied to claims 1 and 11 above, except the die including a plurality of signal contact pads being distributed within a peripheral region of the surface of the die.

Harada et al. teach using a metalization pattern on the die where a plurality of signal contact pads (218a, and 218b in Fig. 5) is distributed within central and peripheral regions of the surface of the die (Fig. 1 and 5; Col. 5, line 57- Col. 6, line 40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a plurality of signal contact pads being distributed

Art Unit: 2811

within a peripheral region of the surface of the die as taught by Harada et al. so that the transmission characteristics can be improved in Brooks et al's device.

Regarding claims 14 and 15, Brooks et al. disclose substantially the entire claimed structure as applied to claim 1 above, but fails to specify the metallization layer including at least power or ground landing pad being situated over the die being conductively coupled to multiple power or ground bond pads respectively through corresponding via connections.

Harada et al. teach using a metaliization pattern on the die and the substrate where a power or a ground landing pad (not numerically referenced - see the power or ground landing pad situated above the via connecting the power layer 208 or ground layer 207 in Fig. 2) is conductively coupled to multiple power bond pads (218d in Fig. 5) through corresponding via connections (see vias 216 in Fig. 2; Col. 5, lines 1- Col. 40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate at least power landing pad being conductively coupled to multiple power bond pads through corresponding via connections as taught by Harada et al so that the power, signal and ground routing can be improved and the transmission loss can be reduced in Brooks et al's device.

Regarding claims 16 and 17, Brooks et al. and Harada et al. teach substantially the entire claimed structure as applied to claims 1. 11, 13 and 14 above, and Brooks et al. further teach the metallization layer including at least one ground or power conductive site/landing pad (44 in Fig. 1 and 2) being situated over the package core and being conductively coupled to the respective multiple power or ground conductive site/bond pad on the die through the respective trace portion (32 in Fig. 1 and 2) extending over the die and a plurality of via (34 in Fig. 1 and 2) connections (Col. 6, line 25- Col. 7, line 10).

9. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) in view of Taniguchi et al. (US Pat. 6388333).

Regarding claim 25, Brooks et al. teach substantially the entire claimed structure as applied to claim 24 above, except the circuit board being a computer motherboard.

Taniguchi et al. teach using a semiconductor mounting device/system having a variety of configurations including conventional substrates such as motherboard/computer motherboard (38 in Fig. 28; Col. 17, lines 30-35; Col. 11, lines 10-20).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate a computer motherboard as the substrate as taught

by Taniguchi et al. so that the desired mounting and external connection requirements

can be achieved in Brooks et al's device.

10. Claim 26 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks

et al. (US Pat. 6084297) in view of Blish, II et al (US Pat. 6049465).

Regarding claim 26, Brooks et al. teach substantially the entire claimed structure as

applied to claim 24 above, except the first array of contacts including a plurality of pins.

Blish, II et al teach using electrical contacts such as pins (150 in Fig. 1), balls,

etc. to provide an external connection between the carrier/interposer and a PWB (Col.

1, line 30-35).

Art Unit: 2811

It would have been obvious to a person of ordinary skill in the art at the time

invention was made to incorporate the first array of contacts including a plurality of pins

as taught by Blish, II et al so that the integrity and reliability of the external connection

can be improved in Brooks et al's device.

Claim 33 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks 11.

et al. (US Pat. 6084297) and Sylvester (US Pat. 6014317) as applied to claim 32 and

further in view of Kelly et al (US Pat. 5798567).

Regarding claim 33, Brooks et al. and Sylvester teach substantially the entire claimed structure as applied to the claim 32 above, except connecting at least one decoupling capacitor to the second surface of the grid array interposer unit to provide decoupling for the circuitry within the die.

Kelly et al. teach using decoupling capacitors (67 in Fig. 5) connected to the second surface of the substrate to improve the electromagnetic interference (EMI) suppression and the electrical performance of the integrated circuit package (Col. 4, line 25-40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to connect at least one decoupling capacitor to the second surface of the grid array interposer unit to provide decoupling for the circuitry within the die as taught by Kelly et al. so that the EMI and thickness of the package can be reduced and the desired decoupling for the circuitry can be achieved in Sylvester and Brooks et al's device.

12. Claims 5 and 28-31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) in view of Degani et al. (US Pat. 5608262) and further in view of Kelly et al. (US Pat. 5798567) and Harada et al. (US Pat. 5523622).

Regarding claims 5, 28 and 31, Brooks et al. teach substantially the entire claimed structure as applied to the claims 1 and 24 respectively above, wherein the electrical

Art Unit: 2811

system further comprises the die/core assembly (14/40 in Fig. 1 and 2), but Brooks et al. fail to teach the interposer unit including an opening that exposes a first portion of the metallization layer and at least one decoupling capacitor being connected to the first portion/exposed portion of the metallization layer to provide decoupling for the circuitry within the die.

Degani et al. teach using a composite printed wiring board (PWB) substrate (36 in Fig. 10) having an upper level PWB and a lower level/interposer PWB (38 and 37 respectively in Fig. 10). The lower level/interposer PWB further includes an opening that exposes a portion of the metallization layer under the silicon substrate having components such as chips being connected thereon to reduce thickness of a package (16 and 17 in Fig. 10; Col. 6, lines 40-65).

Kelly et al. teach using decoupling capacitors (67 in Fig. 5) connected to the second surface of the substrate to improve the electromagnetic interference (EMI) suppression and the electrical performance of the integrated circuit package (Col. 4, line 25-40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the interposer unit including an opening that exposes a first portion of the metallization layer and at least one decoupling capacitor being connected to the first portion of the metallization layer as taught by Degani et al. and Kelly et al. so that the EMI and thickness of the package can be reduced and the desired decoupling for the circuitry can be achieved in Brooks et al's device.

Regarding claims 29 and 30, Brooks et al., Degani et al. and Kelly et al. teach substantially the entire claimed structure as applied to the claim 28 above, except the metallization layer including at least one power or ground landing pad being situated over the die or the package core and further being conductively coupled to multiple power or ground bond pads respectively through corresponding via connections.

Harada et al. teach using a metaliization pattern on the die and the substrate where a power or a ground landing pad (not numerically referenced - see the power or ground landing pad situated above the via connecting the power layer 208 or ground layer 207 in Fig. 2) is conductively coupled to multiple power bond pads (218d in Fig. 5) through corresponding via connections (see vias 216 in Fig. 2; Col. 5, lines 1- Col. 40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate at least one power landing pad located over the die or the package core being conductively coupled to multiple power bond pads through corresponding via connections as taught by Harada et al so that the power, signal and ground routing can be improved and the transmission loss can be reduced in Degani et al., Kelly et al Brooks et al's device.

13. Claim 34 is rejected under 35 U.S.C. 103(a) as being unpatentable over Brooks et al. (US Pat. 6084297) and Sylvester (US Pat. 6014317) as applied to claim 32 above, and further in view of Degani et al. (US Pat. 5608262) and Kelly et al (US Pat. 5798567).

Art Unit: 2811

Regarding claim 34, Brooks et al. and Sylvester teach substantially the entire claimed structure as applied to the claim 32 above, except the interposer unit including an opening that exposes a first portion of the metallization layer and at least one decoupling capacitor being connected to the first portion of the metallization layer to provide decoupling for the circuitry within the die.

Degani et al. teach using a composite printed wiring board (PWB) substrate (36 in Fig. 10) having an upper level PWB and a lower level/interposer PWB (38 and 37 respectively in Fig. 10). The lower level/interposer PWB further includes an opening that exposes a portion of the metallization layer under the silicon substrate having components such as chips being connected thereon to reduce thickness of a package (16 and 17 in Fig. 10; Col. 6, lines 40-65).

Kelly et al. teach using decoupling capacitors (67 in Fig. 5) connected to the second surface of the substrate to improve the electromagnetic interference (EMI) suppression and the electrical performance of the integrated circuit package (Col. 4, line 25-40).

It would have been obvious to a person of ordinary skill in the art at the time invention was made to incorporate the interposer unit including an opening that exposes a first portion of the metallization layer and at least one decoupling capacitor being connected to the first portion of the metallization layer as taught by Degani et al. and Kelly et al. so that the EMI and thickness of the package can be reduced and the

Art Unit: 2811

desired decoupling for the circuitry can be achieved in Sylvester and Brooks et al's device.

Response to Arguments

14. Applicant's arguments with respect to claims 1-18 and 24-35 have been considered but are moot in view of the new ground(s) of rejection.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Nitin Parekh whose telephone number is 703-305-3410. The examiner can normally be reached on 09:00AM-05:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on 703-308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722, 703-308-7724 or 703-872-9318 (Right FAX) for regular communications; 703-872-9310 (Right FAX) for After Final communications and 703-872-9310 (Right FAX) for customer service.

Art Unit: 2811

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-306-3431.

Nitin Parekh

NP

07-20-03

TOM THOMAS

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800